JPS5931060Y2 - 可変分周装置 - Google Patents
可変分周装置Info
- Publication number
- JPS5931060Y2 JPS5931060Y2 JP3335279U JP3335279U JPS5931060Y2 JP S5931060 Y2 JPS5931060 Y2 JP S5931060Y2 JP 3335279 U JP3335279 U JP 3335279U JP 3335279 U JP3335279 U JP 3335279U JP S5931060 Y2 JPS5931060 Y2 JP S5931060Y2
- Authority
- JP
- Japan
- Prior art keywords
- frequency divider
- output
- frequency
- input signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3335279U JPS5931060Y2 (ja) | 1979-03-14 | 1979-03-14 | 可変分周装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3335279U JPS5931060Y2 (ja) | 1979-03-14 | 1979-03-14 | 可変分周装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55133640U JPS55133640U (en]) | 1980-09-22 |
JPS5931060Y2 true JPS5931060Y2 (ja) | 1984-09-04 |
Family
ID=28888656
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3335279U Expired JPS5931060Y2 (ja) | 1979-03-14 | 1979-03-14 | 可変分周装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5931060Y2 (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2561794Y2 (ja) * | 1987-11-19 | 1998-02-04 | 三洋電機株式会社 | Pll回路 |
-
1979
- 1979-03-14 JP JP3335279U patent/JPS5931060Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS55133640U (en]) | 1980-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5530383A (en) | Method and apparatus for a frequency detection circuit for use in a phase locked loop | |
EP0766403B1 (en) | Variable frequency divider | |
US7034584B2 (en) | Apparatus for frequency dividing a master clock signal by a non-integer | |
JPH0946226A (ja) | Pll周波数シンセサイザ | |
US6316982B1 (en) | Digital clock with controllable phase skew | |
JP3281817B2 (ja) | 可変分周装置 | |
JPS5931060Y2 (ja) | 可変分周装置 | |
JP3523362B2 (ja) | クロック回路及びこれを用いたプロセッサ | |
JPH0590962A (ja) | 周波数シンセサイザ | |
EP1020994A1 (en) | PLL with variable (N+1/2) frequency dividing ratio | |
EP1005164B1 (en) | Variable frequency divider | |
JPS60247330A (ja) | アンロツク検出回路 | |
JPS6342599Y2 (en]) | ||
CN110460328A (zh) | 任意整数分频器及锁相环系统 | |
JPH10256908A (ja) | 周波数シンセサイザ | |
JPS6128424Y2 (en]) | ||
JPH06258465A (ja) | 可変分周回路及びそれを用いた2モジュラス・プリスケーラ | |
JP3561657B2 (ja) | 可変分周装置 | |
JPS6312404B2 (en]) | ||
JP2765417B2 (ja) | クロック抽出回路 | |
JPS6128422Y2 (en]) | ||
JP3322656B2 (ja) | Pll装置 | |
JPS6128425Y2 (en]) | ||
JPH03235521A (ja) | 位相同期回路 | |
JPS6053930B2 (ja) | 可変分周回路 |